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Abstract—We introduce a new method for hardware non-
uniform random number generation based on the transfer
characteristics of graphene field-effect transistors (GFETs) which
requires as few as two transistors and a resistor (or tran-
simpedance amplifier). The method could be integrated into a
custom computing system to provide samples from arbitrary
univariate distributions. We also demonstrate the use of wavelet
decomposition of the target distribution to determine GFET bias
voltages in a multi-GFET array.
We implement the method by fabricating multiple GFETs
and experimentally validating that their transfer characteristics
exhibit the nonlinearity on which our method depends. We use the
characterization data in simulations of a proposed architecture
for generating samples from dynamically-selectable non-uniform
probability distributions.
Using a combination of experimental measurements of
GFETs under a range of biasing conditions and simulation of the
GFET-based non-uniform random variate generator architecture,
we demonstrate a speedup of Monte Carlo integration by a
factor of up to 2×. This speedup assumes the analog-to-digital
converters reading the outputs from the circuit can produce
samples in the same amount of time that it takes to perform
memory accesses.
Index Terms—Monte Carlo Accelerator, Non-Uniform Random
Variates, Graphene, Graphene Transistors
I. INTRODUCTION
Hardware uniform random number generators exist in
both research and commercial computer architectures, with
generation rates of up to 6.4 Gb/s [12]. Uniform random
numbers are widely used in applications such as cryptography,
where the objective is to generate bit vectors (e.g., 256-bit
vectors) that are uniformly distributed over some range and
are therefore difficult to guess. In contrast, this article focuses
on non-uniform random number generators.
A. Applications of non-uniform random variates
Many important applications in science and engineering
depend not on uniform random samples, but instead require
non-uniform random variates (random samples chosen from
a non-uniform probability distribution), from a wide range of
distributions. Examples of these applications of non-uniform
random variates range from Monte Carlo simulations [27],
to quantitative finance [34] to particle filter localization for
driverless cars [36]. Non-uniform random variates are also
important in Bayesian machine learning applications [17],
which involve the computation of a marginal probability which
goes into the denominator of the expression of BayesâA˘Z´s
rule. Computing these marginal probabilities in turn requires
evaluating an integral of a probability distribution. Because the
distributions in question are typically high-dimensional and
have no known analytic equational form, their integration often
requires the use of Monte Carlo integration methods where
one samples repeatedly from the corresponding distribution.
B. Challenges
Because generating samples from distributions whose inverse
cumulative distribution function (CDF) does not have a closed
form requires the use of time-consuming rejection sampling [6],
generating random samples from non-uniform distributions is
typically an order of magnitude slower and less energy-efficient
than generating uniformly distributed random samples [35].
One promising direction for efficiently generating non-uniform
random variates is to sample from a physical process whose
evolution in time [42] or noise characteristics [25] follow some
known and (ideally) controllable probability distribution.
C. Contributions
This article presents the first demonstration of generat-
ing non-uniform random variates by exploiting properties
of GFETs previously considered to be undesirable: their
ambipolar transfer characteristics and their lack of a band-
gap. We provide a tutorial overview of the properties of
GFETs (Section II) and introduce a circuit topology for
using a chain of GFETs together with a uniform random
variate generator to generate dynamically-controllable non-
uniform distributions (Section III). We present the methodology
we used for fabricating an array of GFETs and empirically
characterizing their transfer characteristics (Section IV) and we
use those empirically-measured GFET transfer characteristics
to demonstrate the proposed method in a simulated combined
circuit topology (Section V). We then use the generated non-
uniform random variates in an end-to-end system example,
where we evaluate their benefit to speeding up Monte Carlo
integration, as well as their benefit to reducing the error in
the Monte Carlo integration process (Section VI). We propose
this system as a component/unit in a more general computing
system.
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Fig. 1. Energy band structure of graphene, showing the Dirac point,
where the conduction and valence bands touch. EF is the Fermi level. In
undoped/unbiased graphene, it is located at the Dirac point. There is no band
gap: GFETs have low on- to off-current ratios making them a poor choice for
traditional digital logic applications.
II. PROPERTIES OF GRAPHENE FIELD-EFFECT
TRANSISTORS
GFETs have a channel made of single- or multi-layer
graphene, rather than a semiconducting material such as silicon
or germanium [32]. Unlike traditional semiconducting materials,
graphene is a semi-metal: it lacks a band gap and its conduction
and valence bands donâA˘Z´t overlap. Instead, the conduction
and valence bands meet at a single point, known as the Dirac
point (Figure 1).
Electrons at the Dirac point are effectively massless and
so have unusually high electron mobilities. As a result, the
phonon-limited carrier mobility (the highest possible mobility
limited by interactions between carriers and vibrations of the
channel’s crystal lattice) of graphene on SiO2 is predicted to
be as high as 200,000 cm2V−1s−1 [4]. Although high electron
mobilities result in more efficent flow of charge, the lack of
a band gap means GFETs have low on- to off-current ratios
and can never completely turn off, making them unsuitable for
digital logic applications [15].
The poor on- to off-current ratios of GFETs in digital logic
applications does not preclude their use in other areas of
computing. Because it is possible to tune the Fermi level
in graphene (which typically lies at the Dirac point) by biasing
the channel, it is possible to control device characteristics, e.g.,
using multi-gate structures, in a manner not equally possible
in typical metal-oxide-semiconductor field-effect transistors
(MOSFETs). GFETs also have unique transfer characteristics:
as the gate voltage is swept, the drain current exhibits a v-
shaped characteristic curve, with the conductance increasing
until it reaches a minimum value before increasing again.
III. A GFET NON-UNIFORM RANDOM VARIATE
GENERATOR
If the signal at the gate of a GFET is a uniform random
voltage distribution, then the distribution of the drain current
will be modified by the GFET’s transfer characteristics. The
exact shape of the transfer characteristics varies with the
source-drain voltage VDS . Thus, for a uniform random voltage
distribution at the gate, varying VDS for a GFET changes
the distribution of drain currents. If these drain currents are
converted to a voltage and passed through additional GFETs, it
is possible to combine the transfer characteristics and biasing
of multiple GFETs to achieve a range of drain current (and
hence voltage) distributions.
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Fig. 2. Example schematic of a possible circuit used to transform a random
uniform noise distribution (V1) into an arbitrary distribution by cascading
several individually-biased GFETs.
Figure 2 shows a possible circuit to implement generation
of a controllable non-uniform voltage distribution using GFET
properties. Each GFET in Figure 2 has a bias voltage, VDS ,
that controls its transfer characteristics. The first GFET has
a uniformly-distributed random voltage across its gate and a
corresponding distribution of drain currents, with the values
of the drain currents for each input voltage determined by the
transfer characteristics of the GFET at its bias voltage V GFET1DS .
The circuit in Figure 2 converts the drain current of the first
GFET into a voltage input to the gate of the second GFET, using
a resistor, R1. In practice, using a transimpedance amplifier
(TIA) to perform this current-to-voltage conversion would result
in less Johnson-Nyquist noise in the generated voltages, though
the presence of such noise may not be detrimental given our
goal of generating random variates. The analyses that follow
in Section V therefore use a resistor for converting the drain
currents to voltages to control the second stage in the circuit.
The second GFET in Figure 2, operating at a bias voltage
of V GFET2DS , further shapes the distribution of the output signal.
By selectively connecting multiple GFETs in the manner of
Figure 2 (and possibly using multi-gate GFETs), this method
in principle permits generation of a final output Vout with a
range of selectable distributions, controlled by the combination
of R1, V
GFET1
DS , and V
GFET2
DS .
A. Integration with an Existing Computer Architecture
For integration into a larger system, we propose the use of
a programmable analog switching matrix, e.g. a MAX11300
[24], such as that illustrated in (Figure 3). This is used as an
interface between an external microcontroller or processor and
the GFET die and allows for dynamic reconfiguration of the
GFET circuit. We present a hardware prototype of this analog
swtiching matrix in Section IV.
The GFET random number generator could be integrated
into a package with an existing CPU and ADC using bond
wires to connect the two separate dies. Figure 4 shows a block
diagram of the arrangement. The maximum frequency, f , and
energy cost, E, for a signal traveling across the bond wires
are 2.55 × 1017 b/s and 1.82 × 1014 J/b respectively using
the values in Table I. The maximum frequency at which a
bit on the bond wire could change state is calculated using
the capacitance between the bond wires, C, and the resistance
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Fig. 3. Schematic of integration hardware used with the GFET circuits, based
on the schematic of the Maxim MAX11300 [24]. The analog I/O connects
to each terminal of each GFET. The zoomed view shows circuitry within
the programmable analog matrix for control of each terminal. The switch
determines whether the channel is enabled, the ADC converts an analog signal
into a digital signal read by the CPU, the DAC converts a signal from the
CPU to the GFETs and the GPIO ports function as inputs/outputs with a
controllable logic level, e.g. for setting a bias level. All of these are run into
a MUX which is digitally controlled by the microcontroller.
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Fig. 4. Connection of CPU and RNG die using bond wires with resistance R
across them and capacitance C between them.
across a bond wire, R. Hughes et al. [11] show that f is given
by:
f =
1
5RC
. (1)
The energy cost of changing the value of a bit on the bond
wire is calculated using the logic high voltage V . E is then
given by [11]:
E = CV 2. (2)
The capacitance C used in Equations 1 and 2 is calculated
using 0 as the permittivity of free space, L as the length of
the bond wire, a, as the radius of the bond wire, and d as the
distance between them. Grigsby [8] shows that C is given by:
C =
pi0L
ln d−aa
. (3)
The resistance R used in Equation 1 is calculated using ρ
as the resistivity of a bond wire and A as the cross-sectional
area of a bond wire. Grigsby [8] shows that R is given by:
R =
ρL
A
. (4)
TABLE I
VALUES USED TO CALCULATE LIMITS ON PERFORMANCE.
Parameter Value Units Source
ρ 22.0 Ω nm [23]
L 1.00 mm [38]
0 8.85 mm3s4A2/g [11]
d 0.25 mm [38]
a 38.0 µm [38]
These constraints are negligible, the overall speed is limited
by the ADC sample rate and the overall power consumption is
determined by the ADC and GFET random number generator.
B. Wavelet Decomposition and Reconstruction of Distributions
In signal processing, the Fourier transform decomposes a
time-varying signal into its constituent frequency components
and the Fourier series allows for the construction of an arbitrary
signal from a sum of sines and cosines. This is a special case of
wavelet analysis, which allows for any function to be described
by a set of orthonormal basis functions.
In wavelet analysis, an analysing wavelet is used with a
scaling function to generate a set of basis functions. These
basis functions are simply scaled and shifted versions of the
analysing wavelet [7] and the inner product of the scaling and
wavelet functions, which are neccessarily orthogonal, gives a
matrix of wavelet coefficients.
The discrete wavelet transform (DWT) uses known scaling
and wavelet functions to generate a known set of basis functions.
When applied to a discrete signal, those basis functions give
an approximation of the signal and the signal is characterised
by it’s wavelet coefficients [5]. The inverse transform is simply
the linear combination (i.e. the sum) of these basis functions,
and thus allows for reconstruction of the original signal with
a desired level of accuracy dependent on the number of
coefficients used.
In the DWT, the set of coefficients can be considered as a
transformation matrix or filter which is applied to a data vector.
The coefficients are ordered using two patterns: the first acts
as a smoothing filter and the second brings out details in the
data. A pyramidal algorithm is used to apply the matrix, with
coefficients arranged such that odd rows containg coefficients
acting as a smoothing filter and even rows contain those acting
as those which bring out the data’s detail. Each pair of rows
can be thought of as a level of analysis; as the number of levels
increases, the total number of inner products is divided by two
[7]. Thus, each step smooths the data and so information is
lost.
We demonstrate wavelet decomposition and reconstruction
of a distribution in the following example. We show the
distributions reconstructed from inverse DWTs with different
numbers of coefficients, corresponding to a given level of
accuracy for the lognormal distribution in Figure 5. We used a
second-order Coiflet wavelet for both the DWT and the inverse-
DWT. We chose this wavelet arbitrarily as a proof-of-concept
for the proposed method, but it appeared to give reasonable
results. We calculated the Kullback-Leibler (KL) divergence
[16], a measure of the closeness of two distributions, by
calculating the peak positions of the generated distribution and
the reconstructed distributions and comparing them. Figure 5(b)
uses the most coefficients and was thus the most accuracte
reconstruction, with a calculated KL divergence of 0, an
identical reconstruction. Figure 5(c) used less than half the
coefficients of (b) and had a KL divergence of 1.19. Figure 5(d),
which used less than a quarter of the coefficients of (b) was
actually closer than (c), with a KL divergence of 0.45.
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Fig. 5. (a) A software-generated lognormal distribution; (b) reconstructed
distribution using 55 coefficients; (c) reconstruction using 22 coefficients;
(d) reconstruction using 12 coefficients. In each case, the x-axis is simply a
number.
Several approaches to implementing wavelet transforms have
been developed: Stephane Mallat proposed a Fast Wavelet
Transform algorithm [21] and DWT algorithms have been
implemented using FPGAs [2]. The output of such an approach
would form part of the digital input in Figure 3. Figure 6 is a
block diagram of a proposed complete system. Section IV and
Figure 7 (c) present an early prototype of this system.
We have shown that a distribution can be reconstructed from
a set of wavelet coefficients determined by a wavelet transform.
If we consider these coefficients to be bias voltages for GFETs,
which have a tuneable characteristic transfer function with a
certain distribution, then the characteristic of a GFET can be
considered as a mother wavelet, with the bias voltages being
the scaling parameters. Summing the output of each GFET
(or combination of GFETs), with each representing a basis
function, in principle, allows for the reconstruction of any
arbitrary function, with the accuracy dependent on the number
of GFETs used.
IV. GFET FABRICATION AND ELECTRICAL
CHARACTERIZATION
GFETs in the results presented here consist of an Si substrate
onto which we patterned a gold back gate. We grow a 60 nm
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Fig. 6. Proposed system to sample from non-uniform distributions. A CPU
processes some data and takes the DWT, then converting the DWTs scaling
parameters into control signals, e.g., bias voltages and configurations of GFETs.
The architecture inputs a uniform random variate to the GFET circuit, which
transforms it into an approximation of the target distribution. The CPU then
reads the approximated distribution from the circuit output.
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Fig. 7. (a) Three GFET array dice, each comprising four GFETS each having
source, drain, top gate and back-gate contacts; (b) complete GFET die used in
this investigation; (c) the custom PCB for dynamic reconfiguration of GFET
circuits; (d) microscope image of the GFET investigated in this paper.
alumina (Al2O3) layer by atomic layer deposition (ALD), onto
which we transfer a monolayer of graphene using a wet transfer
process. This graphene monolayer was grown by chemical
vapor deposition (CVD) and purchased from Graphenea. After
patterning the graphene, we deposit the gold source and drain
contacts onto the graphene to create a 40µm× 40µm GFET
channel that lies exactly above the back gate. The channel is
insulated by another layer of alumina, onto which we pattern
gold top gates aligned with the GFET channels. We electrically
passivate the whole device by a final ALD deposition of
alumina. Finally, to facilitate electrical access to the GFETs,
we etch away the alumina on top of the contacts that are
electrically linked to the source, drain, back, and top gates of
the GFETs.
We fabricate four identical GFETs on each silicon die
(Figure 7(a)) and we electrically connect the GFETs via wire-
bonding the die from its gold contacts (Figure 7(b)) to a custom
printed circuit board (PCB) (Figure 7(c)). The PCB comprises
an array of DACs, ADCs, and analog switches, all of which
allow for dynamic and in-situ (re)configuration of a given
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Fig. 8. (a) Plot of the drain current, Id against the top gate voltage, VGS for
different bias voltages of VDS ; (b) plot of the drain current, Id against the
source-drain voltage, VDS for a stepped gate-source voltage VGS .
circuit. Because graphene is sensitive to atmospheric effects1,
and also to protect the wire-bonding, we place a glass protective
cover over each die once bonded to the PCB, sealed with hot
glue. The hardware prototype in Figure 7(c) implements the
GFETs required to realise the circuit in Figure 2, as well as the
analog switching matrix described in Figure 3 and Figure 3.
We performed electrical characterization of the GFETs using
two Keithley 2450 source-measure units (SMUs) synchronized
using TSP-link. Figure 8(a) shows the transfer characteristic
characterization results of a fabricated GFETs, with data
obtained by conducting a linear sweep of the (top) gate-
source (VGS) voltage between −10.0 V and +10.0 V in both
forward and reverse directions and measuring the resultant drain
current (IDS). Each curve shows the transfer characteristic for
a constant source-drain bias voltage (VDS), which we updated
for each measurement.
The Dirac points in Figure 8(a) lie to the left of 0.0 V,
which suggests an n-type doping of the graphene channel.
The deepening of the valley with increasing bias voltage
VDS is a commonly-observed characteristic in GFETs [14],
as is the hysteresis in the transfer characteristics, which the
measurements of Figure 8 (a) show for all applied bias voltages.
This hysteresis is a result of multiple phenomena: charge
trapping between the graphene channel and the insulating layers
are a major cause [19], however, additional factors include
capacitive gating causing a negative shift and charge transfer
causing a positive shift [40] in the conductance with respect
to gate voltage.
We also measured the IDS versus VDS characteristics of the
GFETs while varying the gate voltage VGS between 0.2 V and
1.0 V, for source-drain voltages VDS over the range 0.0 V to
10.0 V. Traditional MOSFETs exhibit saturation of their IDS
versus VDS characteristics, with the characteristics separated
into two main operating regions: linear and nonlinear. In GFETs
however, this saturation does not appear, due to a combination
1In principle, atmospheric effects can lead to doping of the channel. These
effects should however not occur even in the absence of the sealed glass
protective cover, as we fabricated the devices in a cleanroom environment and
encased the graphene in alumina as described above. We however cannot rule
out inadvertent doping as a result of the fabrication process.
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Fig. 9. (a) Example of a generated uniform pseudorandom voltage distribution
used the simulation; (b) histogram of the voltage distribution.
of graphene’s lack of a bandgap and Klein tunneling [26].
Figure 8(b) shows the measured characteristic curves for the
GFET and Figure 8(a) shows the transfer characteristics.
The characterization data in Figure 8(b) indicate that the
devices switch from a relatively linear region of conductance
to a nonlinear region at a bias voltage of around 3.5 V. This
is in line with previous results which show that GFETs, in
comparison to MOSFETs, often have a second linear region;
there is a point of inflection [32] which appears to be the case
in the plots here, at a VDS of approximately 3.5 V.
As we show in Section V, the nonlinearity of the GFET
transfer characteristics, combined with the tunability of the
characteristic shape by controlling VDS allows us to use one
or more GFETs to trans form uniform distrivutions of VGS
into non-uniform distributions of IDS .
V. SIMULATIONS OF GFET CIRCUITS
We use the GFET characterization data from Section IV to
simulate possible topologies for the GFET-based non-uniform
random variate generator of Figure 2, using a custom-built
simulation model of the circuit, implemented in Mathematica.
We use an interpolating function to model the measured device
characteristics of each GFET and stimulate the gate of the
first GFET in the circuit using a uniform random distribution
between −8 and +8, effectively a VGS voltage in the range
−8 V to +8 V. Figure 9 shows the time series of the uniform
random voltages and their corresponding histogram distribution.
We pass the output of the model of the first GFET, which is
its drain current, through a modeled resistor which converts
the drain current into a voltage. We then feed this voltage to
the model of the second GFET of Figure 2, which we again
model by encapsulating our experimental measurement data
in another interpolating function. We apply the drain current
of the second GFET to another resistor to obtain the output
voltage.
We used the characteristics of the GFET in Figure 8 for
simulations here. For the first GFET, we used the characteristic
for a 0.8 V bias and for the second GFET, we used the
characteristic for a 1 V bias. We use a resistance of 2.2k Ω for
the first resistor and of 1k Ω for the output resistance. Figure
10 (a) shows the distribution of currents from the first GFET,
and Figure 10 (b) shows the distribution for the second GFET.
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Fig. 10. Histograms of the GFET current distributions : (a) 1 V biased; (b)
0.8 V biased.
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Fig. 11. Histograms of simulated transformations of uniform to non-uniform
distributions. (a) GFET-only based transormation with a reference Burr
Type-XII; (b) Combined GFET and computational transform with reference
lognormal.
Figure 11 (a) shows final output distribution (i.e., the output
of the first GFET passed through the second GFET).
We investigated the possibility of combining the GFET-based
distribution with additional subsequent software transformation
by running a second simulation of the circuit in Figure 2 using
the experimentally-measured GFET data, with the characteristic
for a 1 V biased GFET as the first GFET and the characteristic
for a 0.8 V biased GFET as the second GFET. We chose a
resistance of 1.2k Ω for the first resistor and 1k Ω for the
output resistance. The initial output distribution was skewed
to the right, and so the complementary cumulative distribution
function, F¯ (x), given by:
F¯ (x) = 1− F (x), (5)
where F(x) is the output distribution of the circuit. To compare
the similarity of the generated distribution to a genuine
lognormal, we calculated the mean (µ) and standard deviation
(σ) of the logarithm of the simulation output and used these as
parameters to generate a lognormal distribution over the same
input space. Figure 11 (b) shows histograms of the simulation
output and the reference distribution.
VI. END-TO-END EXAMPLE: MONTE CARLO INTEGRATION
In Monte Carlo simulations it is common to need to integrate
various un-normalized non-uniform density functions to convert
them to valid probability density functions [34]. Monte Carlo
integration is a convenient way of doing this. The normalization
could require the integration of a lognormal distribution f(x)
where A is an unknown normalizing constant, µ = 0 is the
mean and σ = 0.25 is the standard deviation:
f(x) =
A
xσ
√
2pi
e−
(ln(x)−µ)2
2σ2 . (6)
Let E be the error of a Monte Carlo integration and t be the
time taken by the integration. Let N be the number of random
samples used in the integration and D be the distribution that
we sample from. Let A be the area of each rectangle used
in the integration and b and h be the corresponding rectangle
base and height. Algorithm 1 shows the integration scheme
that we used.
We repeated the integration with D as: 1) a hardware
generated lognormal distribution and 2) a lognormal distribution
generated with the C++ standard library’s utility for generating
lognormal variates, with the same µ and σ as f . We also
performed the integration with D as a uniform distribution
generated with the C++ standard library’s random number
generator, with various ranges. We assume that samples from
the hardware lognormal generator can be generated in the time
required for one memory access. We ran all simulations on an
2.8 GHz Intel Core i7 CPU using OpenMP parallelization to
utilize all eight processor threads.
Algorithm 1: Monte Carlo integration.
Result: Error E and time t
Timer start
Generate N random samples from distribution D
Sort N random samples
for All pairs of samples do
b = Samples[i] − Samples[i− 1]
h = (f(Samples[i]) + f(Samples[i− 1]))/2
A+ = b ∗ h
end
E = abs(1−A)
Timer stop
t = stop − start
RETURN E, t
A. Results
Figure 12(a) shows that it is on average 1.05× faster to use a
C++ lognormal random number generator than a C++ uniform
random number generator. Running the program assuming that
the lognormal samples are generated by the hardware random
number generator in the same amount of time required for
a memory access is up to 1.99× faster and always at least
1.26× faster than using the C++ lognormal random number
generator. Figure 12(b) shows that the error reduction for
the Monte Carlo integration using the [0, 3] C++ uniform
random number generator plateaus at around 104 samples but
for the hardware lognormal the error continues to decrease. The
lognormal and [0, 3] C++ uniform lines intersect at between
105 and 106 samples and the intersection point shifts to the
101 102 103 104 105 106
Number of samples
101
102
103
104
105
106
Ti
m
e 
(
s)
C++ uniform
C++ lognormal
Hardware lognormal
(a)
102 104 106
Number of samples
10-10
10-9
10-8
10-7
10-6
10-5
10-4
10-3
10-2
10-1
100
101
Er
ro
r
C++ uniform [0,3]
C++ uniform [0,10]
C++ uniform [0,100]
C++ uniform [0,1000]
C++ uniform [0,10000]
C++ uniform [0,100000]
C++ uniform [0,1000000]
C++/hardware lognormal
(b)
Fig. 12. (a) Time taken to perform a Monte Carlo simulation for N samples
using the C++ uniform and lognormal random number generators and the
proposed hardware random number generator.; (b) Error in the numerical
integration produced by a Monte Carlo simulation for N samples using the
C++ uniform and lognormal random number generators. The error bars show
a 90 % confidence interval on the mean of 1000 samples for each point.
right as we increase the range of the C++ uniform random
number generator.
B. Insights from Monte Carlo Integration
Figure 12(b) shows that increasing the range of the C++
uniform random number generator decreases the minimum
error that the integration plateaus at. Unfortunately increasing
the range of the C++ uniform random number generator also
increases the number of samples required for the estimate of
the area to approach the true value. The proportion of the
uniform probability density function overlapping the lognormal
probability density function decreases as the range of the
uniform distribution is increased. For a given function we
cannot know beforehand which range of uniform random
numbers will produce a sufficiently small bound on the error
of integration. We can avoid this problem by sampling from
the exact lognormal density that we want to integrate. When
performing the Monte Carlo integration of any non-uniform
distribution we should sample from the probability density
function of that distribution with the same parameters to
minimize the error and number of samples required to get
a reasonable estimation. This is not possible when sampling
from a bounded uniform distribution.
VII. RELATED RESEARCH
A hardware random number generator, integrated in a CPU
capable of producing samples from arbitrary distributions
does not currently exist. Table II shows the state-of-the-art
of hardware non-uniform random number generators. The prior
work on non-uniform random number generation in Table II
is fundamentally different to prior work on uniform random
number generation. The publications in Table II characterize
the non-uniform distribution of the physical process used
to obtain the random samples. The prior work on uniform
random number generators does not produce or refer to a
non-uniform distribution of random numbers [18], [30], [33],
[39]. No comparison can be made between the GFET and
TABLE II
STATE-OF-THE-ART IN UNIFORM AND NON-UNIFORM RANDOM NUMBER
GENERATION ARCHITECTURES. IN CONTRAST TO THE METHODS BELOW,
THE METHOD WE PRESENT IN THIS PAPER GENERATES ARBITRARY
DISTRIBUTIONS AND IS ONLY LIMITED BY THE SPEED OF AVAILABLE
ANALOG-TO-DIGITAL CONVERTERS (ADCS).
Architecture Speed Distribution(s) Year Paper
Memristor 6.00 kb/s Unnamed 2017 [13]
Photon Detection 1.77 Gb/s Exponential 2017 [22]
FRET 2.89 Gb/s Exponential 2018 [42]
Photo Diode 17.4 Gb/s Husumi 2018 [1]
Photon Detection 66.0 Mb/s Arbitrary 2018 [28]
Photon Detection 200 Mb/s Normal 2018 [31]
Photon Detection 320 Mb/s Exponential 2018 [37]
Electronic Noise 6.40 Gb/s Normal 2019 [10]
Photon Detection 6.80 Mb/s Exponential 2019 [29]
Photon Detection 63.5 Mb/s Exponential 2019 [20]
Photon Detection 8.25 Mb/s Normal 2019 [9]
Photon Detection 1.00 Mb/s Exponential 2019 [41]
Electronic Noise 13.8 kb/s Normal 2020 [25]
uniform random number generators. The uniform random
number generation efforts excluded from Table II produce
single bit samples where the result is either 0 or 1. The non-
uniform random number generation efforts included in Table II
produce multiple (usually 6 or greater) bit samples with a
given non-uniform distribution. Prior work that is capable of
producing samples from arbitrary non-uniform distributions
exists [28]. Their method is not well suited for integration
with current CPU architectures as it requires large optical
components, it is therefore unclear how it could be miniaturized
and integrated into a CPU [28]. In contrast Section III describes
how the GFET random number generator would interface with
an existing CPU.
Currently no architecture exists with a Gb/s generation
rate for arbitrary non-uniform distributions. As the method
we present is analog, it should be possible to use existing
technology to drive and sample from it. This will allow us to
produce samples from arbitrary distributions at Gb/s sample
rates. Popular statistical tests such as Dieharder are designed for
samples from a [0, 1] uniform distribution and are therefore not
compatible with the non-uniformly distributed random numbers
produced in this work [3].
VIII. SUMMARY AND INSIGHTS
This article demonstrates a novel circuit-level approach to
generating samples from non-uniform probability distributions,
exploiting the transfer characteristics and ambipolarity of
graphene field-effect transistors (GFETs).
We describe the fabrication of arrays of GFETs on a silicon
substrate and wire bonding of the fabricated devices to a
custom PCB. We experimentally characterize the GFET transfer
and output characteristics at a range of GFET VDS bias
voltage configurations. Using the obtained characterization
data, we simulate possible circuit designs for non-uniform
random number generators comprising circuits requiring just
two transistors and a resistor (or transimpedance amplifier).
The results demonstrate that a circuit comprising a chain of
two GFETs transforms a uniformly-distributed random input
voltage into a non-uniformly distributed output. In the first
demonstration, biasing the first GFET at 0.8 V, outputting
current through a 2.2k Ω resistor and inputting the resultant
voltage to the gate of the second GFET, biased at 1 V,
produces an output voltage distribution through a 1k Ω output
resistor resembling a Burr-type XII distribution. Varying the
GFET bias voltages and the resistances permits the circuit to
generate other dynamically-chosen distributions. We generated
an approximation of a lognormal distribution by biasing the first
GFET in the simulation to 1 V and the second to 0.8 V, setting
the first resistor to 1.2k Ω and keeping a 1k Ω output resistance,
and then taking the complementary cumulative distribution
function.
We evaluate the end-to-end use of the GFET-circuit-generated
distributions in an application performing Monte Carlo integra-
tion. The results show that, using the GFET-circuit-generated
non-uniform distributions instead of uniform random samples
for sampling locations in the lognormal distribution improves
the speed of Monte Carlo integration by a factor of up to 2×.
This speedup is based on the assumption that the analog-to-
digital converters that will be necessary to read outputs from
GFET-based random number generation circuit can produce
samples in the same amount of time that it takes to perform
memory accesses.
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